The Bilayer pseudo-spin Field Effect Transistor (BiSET) has been proposed as one means of taking advantage of possible room temperature superfluidity in two graphene layers separated by a thin dielectric. In principle, the switching energy per device could be on the scale of 10 zJ, over two orders of magnitude below estimates for "end-of the roadmap" CMOS transistors. However, achieving both the goal of room temperature superfluidity and harnessing it for low-power switching pose substantial challenges, both theoretical and experimental. In this work we review the basic graphene superfluidity and BiSFET concepts, our current understandingʊand limits to that understandingʊof the requirements for condensate formation, and how these requirements could impact BiSFET design.
Introduction
In 2008 Min, Bistritzer, Su and MacDonald pointed to the possibility of room temperature superfluid condensation in two graphene layers separated by a thin dielectric [1] . Although it has not yet been experimentally realized, there has been debate about this possibility, and the best estimates of the required conditions have been refined, recent theory continues to point in this direction [2] .
If such room temperature condensation can be achieved and achieved practically, no doubt many applications will result. The Bilayer pseudo-Spin Field Effect Transistor (BiSET) has been proposed as one means of taking advantage of such room temperature superfluidity for "beyond CMOS" logic applications [3] . In principle, the switching energy per device could be on the scale of 10 zJ (10×10 -18 J), more than two orders of magnitude below estimates for "end of the roadmap" CMOS transistors [4] . However, particularly with our improving understanding of the requirement for superfluity in this double graphene layer system, it's clear that achieving both the goal of room temperature superfluidity and harnessing it for low-power switching pose substantial challenges.
In this work we review the basic principles behind superfluidity in graphene and the BiSFET device concept, and discuss how our improved understanding of the requirements for superfluidity could impact design of the proposed BiSFET, or, in the short term, test structures for experimentally observing the superfluid condensate.
Conceptual Basis for Room Temperature Superfluidity in Paired Graphene Layers
Although it has not yet been experimentally realized in paired graphene layers, the signature of such coherent interlayer superfluid condensation has been seen at low temperatures in high magnetic fields (the latter to form effective electron-hole systems within Landau levels) in III-V double quantum well systems [5, 6] . In the paired graphene layers considered here, however, high and potentially room temperature condensation is favored by a synergy of graphene properties: the ability to use closely spaced atomically thin layers to maximize the interlayer Coulomb interaction; symmetric electron and hole band structures over the energy ranges of interest that allow accurate nesting between the electron and hole two-dimensional Fermi surfaces; a zero bandgap which allows all of any interlayer electrostatic potential difference to be used to induce electrons and holes; and a low density of states that leads to the required high Fermi energies relative to the Dirac points at relatively low carrier densities.
The basic concept of interlayer condensation is illustrated in Fig. 1 for two graphene layers with a large interlayer potential energy (not voltage) difference, which should be approximately 16k B T (Boltzmann constant times temperature) or greater [1] , corresponding to electron (n) and hole (p) concentrations of 4.5×10 12 /cm 2 or greater at room temperature. If no coupling is assumed between layers, the wave-functions are localized to one layer or the other, and one simply obtains two offset monolayer graphene energy band structures with sizable electron and hole populations. However, in principle, interlayer coherence in the vicinity of the now anti-crossing between the bandstructures of the two layers and a many-body non-local exchange potential between the layers can self-consistently support each other. Within a Fock mean-Field approximation and neglecting free-carrier screening, the non-local exchange potential (i.e., containing offdiagonal potential elements within a Hamiltonian matrix) is (1) where İ is assumed uniform here for the sake of clarity, d is the separation between the graphene layers, r indicates position along the plane of the layers, T and B indicate which layer, |r T r B | is the magnitude of the separation within the plane of the layers, f is the occupation probability, and the ȥ are the individual quasi-single-particle wave-functions labeled by the two-dimensional wave-vector k and band m. At least some of these wavefunctions must be delocalized between the layers for a nonzero interlayer exchange interaction. This exchange interaction is maximized when the Fermi level falls in the middle of the anti-crossing band gap. And with the Fermi-level in the middle of the band gap, this latter interlayer-coherent many-body state is the overall energetically favorable one as the energies of the occupied states are reduced via the anti-crossing. This coupling also can be interpreted as coherent exciton condensation between the electrons in bottom layer and holes in the top layer. 
The BiSFET Device and Circuit Concept
The BiSFET as originally proposed is illustrated in Fig. 2 along with its qualitatively anticipated current-voltage characteristics exhibiting two critical aspects of the proposed BiSFET, it's potential extremely low voltage operation and very non-MOSFET-like output characteristics. The V Gn and V Gp gates in this layout, perhaps as short as 10 nm, were intended for two purposes: The first was to create large and nominally equal and opposite charge densities to allow formation of the superfluid between the gates, although through work-function engineering and or back-gating rather than application of large voltages on both gates. The enhanced interlayer coupling associated with the superfluid should then allow greatly enhanced interlayer tunneling (see arrows in Fig. 2 ) up to some critical current density dependent on the overlap of the bare coupling and the quasiparticle wave-functions within the condensed superfluid state [3, 7] . After reaching this critical current, the superfluid and associated enhanced current is suspected to collapse with increasing interlayer voltage magnitude |V n ֙ V p |, much as for a Josephson junction, at a critical voltage potentially less than k B T and perhaps only a few meV. The second function of these gates in the initial design was to allow for imbalancing the charge distributions through application of quite small gate voltages, perhaps of the scale of room temperature k B T, to weaken the superfluid (see below), and, thus, reduce the critical current density and associated critical voltage.
While, as to be discussed later, the physical layout will likely have to be changed, the device current-voltage characteristics will likely remain at least qualitatively the same. Determining if and how one might use such devices to achieve basic logic functions as well as more complicated circuits was one of the first tasks. We developed a simple
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Dirac point Figure 1 . Band structure of two graphene layers with potential offset, without significant interlayer exchange (or other) coupling (left), and with significant exchange coupling (right). In the latter case, in the vicinity of the anti-crossing, the quasi-single-particle states are delocalized between the two layers.
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SPICE model of the BiSFET as per Fig. 3 , and, with the aid of a four-phase clock lowvoltage (0 to 25 mV) power supply, we were able to demonstrate a full range of basic logic gates [3, 8] and more complex elements such as an four-bit adder recently [9] . For the illustrative inverter circuit also of Fig. 3 , as the power supply voltage and the corresponding current through the inverter is increased, the critical current density of the charge-unbalanced BiSFET, as determined by the input voltage V in , is reached forcing it into the a high-resistance "off" state and reducing the current again, while the other BiSFET remains in its low resistance "on" state. With the parameters used in those simulations and without counting the clock, the integrated switching energy consumption per BiSFET was approximately 10 zepto-Joules with a four-inverter load. This value is well over two orders of magnitude below end of the roadmap CMOS values [4] . Other logic gates, using more devices, work in a similar fashion with similar power consumption per device. The primary reason for such a drastic reduction in power consumption is simply the dependence of power on the square of these very small voltages. We have since found a way to generate the 25 mV four-phase clocks from CMOS circuitry with perhaps greater than 70% efficiency (which also may be useful for other low-voltage device concepts) [10] . However, each inverter switches each clock cycle so that the activity factor is effectively unity, so some of that advantage is lost. On the other hand, the circuits should work quite nicely in a pipelined architecture. Of course, these numbers should only be considered very rough estimates with the uncertainties involved. However, even remotely approaching such switching energies would still represent a substantial breakthrough. .
Challenges to Realization
Even if theory holds, there are a number of challenges to achieving room temperature superfluidity including choosing the appropriate dielectric materials, minimizing the spacing between dielectric layers while still limiting the bare/single-electron coupling between the layers, and understanding the effects of charge imbalance and rotation between the graphene layers.
Charge Imbalance
As discussed above, the strength of the exchange interaction is maximized and the energy of the condensed system for a given exchange interaction is minimized when the Fermi level lies at the middle of the anti-crossing band gap. The reason is that the quasisingle-particle states which contribute most strongly to the exchange interaction are those occupied states near the band gap. However, an occupied state of the value k above the anti-crossing band gap contributes almost precisely (precisely in the single ʌ-orbital tightbinding model of graphene) opposite that of an occupied state of the same k below the gap. For this reason, charge imbalance, which leads to either emptying of states below the gap or occupation of states above the gap and a self-consistent shift of the Fermi level toward the bottom or top edge of the gap, respectively, was the originally proposed mechanism of gating the BiSFETs. It now appears that such a gating approach will not work for other reasons to be discussed (but we will also discuss an alternative). However, much like any device sensitivity, understanding how much charge imbalance between layers is acceptable for achieving superfluidity remains important to BiSFET device and circuit design, or simply experimental observation of the superfluid. For example, long range disorder, which would produce so-called charge pudding for lower carrier densities, could still produce charge imbalance at these high carrier densities.
The effect of such charge imbalance on the condensate's strength as measured by its anti-crossing band gap calculated via the unscreened Foch exchange interaction of Eq. (1) are illustrated in Fig. 4 [11] . Precise effects varied with the exact structure and temperature considered. However, as per this example, overall we found that a roughly 10% charge imbalance, (n-p)/(n+p), had limited effects on the condensate, and that the condensate survived to some degree up to roughly a 20% charge imbalance. , 45 (4) 3-14 (2012) 
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Interlayer Rotation
Formation of the condensate requires that the bare coupling between the graphene layers be limited, such as by an interlayer dielectric. However, while one may speculate about, e.g., epitaxially grown graphene/hexagonal-boron-nitride/graphene stacks, currently there is no practical means to align graphene layers separated by a dielectric. Eventually, it appears likely that such control to produce aligned or even controllably misaligned graphene layers will be necessary for the purpose of creating BiSFETs. However, as the bare coupling between misaligned graphene layers is known to be quite sensitive to and strongly diminished by interlayer rotation or twisting [12] , it may even be possible to employ interlayer rotation in lieu of an interlayer dielectric.
But what of interlayer rotation and the condensate itself? As to be expected via Eq. (1) with the interlayer atomic separation large compared to intralayer separation, relative lattice translations or offsets have essentially no effect on the condensate strength nor even the two-dimensional shape of the non-local exchange potential as a function of r T and r B [11] , at least for the "spontaneous condensate" calculated in the absence of bare tunneling (although significant bare coupling can alter this result [7] ). Less obviously, we have also found recently that rotation has essentially no effect on the strength of this spontaneous condensate, despite significantly altering the two dimensional shape of the non-local exchange potential [13] , as illustrated in Fig. 5 . In essence, the condensate is quite adaptable and adjusts its shape as needed to maximize is strength. As a result, however, while control of the interlayer rotation may not be possible in the short term, neither may it be necessary in the short term for efforts to simply observe the condensate. Figure 4 . Anti-crossing energy band gap edges and Fermi level as a function of carrier imbalance between top layer electron density and bottom layer hole density (increasing electron and decreasing hole concentrations, specifically here, but the effect is symmetric). Here, the graphene layers are separated by 1 nm, there is uniform overall relative dielectric constant İ r of 3 and free-carrier screening, there is an interlayer potential (not voltage) difference of 0.5 eV corresponding to nominal electron and hole populations of somewhat over 5×10 12 /cm 2 each, and the temperature is 300 K. 
Free-Carrier and Dielectric Screening
Screening is probably the most important issue for observing condensate formation experimentally and, more challenging, using it for practical applications including the BiSFET. For example, the exchange interaction, which can extend over a few nm in the plane of the graphene layers, decays with reciprocal of the dielectric constant İ r for all values of r T r B within the approximation of Eq. (1), while the exchange interaction only decays as one of the interlayer distance d for r T r B = 0. Thus, we want overall low-k dielectrics in contrast to the needs for MOSFET gate dielectrics. Furthermore, again in contrast to the case for MOSFET gate dielectrics, the field lines extend beyond the interlayer dielectric for these carrier-carrier interactions. Indeed, the dielectrics above and below the graphene are probably more important than the interlayer dielectric. These effects of differing dielectric stacks can be calculated in a straightforward matter given the dielectric constants, if not always with straightforward results. For example, with the charges on the opposing interfaces between the dialectics, putting a lower-k dielectric between two higher-k dielectrics is actually counterproductive.
Choosing the appropriate dielectric constants is not as straightforward, however. If we were performing gate capacitance calculations we would clearly want to use the static (low-frequency) dielectric constant.
However, the carriers in graphene travel approximately 100 nm in the classical oscillation period of a 40 meV optical phonon, where the polar optical phonon frequency roughly marks the transition frequency between low-and high-frequency dielectric constants in polar materials. In contrast, the range of the exchange potential is only on the scale of perhaps 5 nm. Therefore, from at least a classical perspective, it would seem unlikely that the crystal ions would be able to respond quickly enough to help screen the coulomb-mediated exchange interaction in this system. Although a more rigorous quantum analysis has yet to be performed, this argument suggests that perhaps the high-frequency dielectric constant should be used.
(We note that these same arguments do not apply to quasi-static capacitance calculations even though the surface charge is composed of many fast moving individual carriers.)
More controversial have been the effects of free-carrier screening. However, recent calculations addressing dynamic free-carrier screening with a free-carrier population selfconsistently dependent on condensate continue to point toward the possibility of room temperature condensation [2] , as will also be discussed elsewhere within these proceedings. However, even if still possible, free-carrier screening clearly makes the task more difficult. In particular, it's likely that free carrier screening will have to be compensated for by use of even lower-k dielectric materials than previously expected, as illustrated by preliminary results from that effort shown in Fig. 6 . (Final results vary slightly quantitatively, but likely not beyond the uncertainty of the results). As illustrated in the figure, the required value of the dimensionless coupling constant e 2 /(4ʌİƫv F ) required to achieve a condensate within the approximate range of interest for the BiSFET increases by a factor in the rough vicinity of 2.4. Here, v F is the carrier Fermi velocity. Noting that the free-space value of the above coupling constant is approximately 2.2 and that this preliminary estimate of the required coupling constant is approximately 1.4 in the range of interest, the effective relative dielectric constant needs to be quite small indeed even for high-k dielectrics, around 1.6 based on these numbers.
To address the net effect of all of these dielectric and free-carrier screening considerations, we considered a variety of dielectric stacks as illustrated in Fig. 7 . Note Figure 6 . Estimated minimum value of the dimensional coupling constant e 2 /(4ʌİƫv F ) required for condensation as a function of one-half the condensate anti-crossing band gap E g normalized by the Fermi energy E F , for no free-carrier screening and self-consistent dynamic screening within a mean-field approximation [2] . For room temperature condensation, the magnitude of the interlayer potential ǻE D difference should be approximately 450 meV or greater as per prior discussion. The region between the horizontal lines is the approximate range of interest; the short tilted line corresponds to multiplying the unscreened result by 2.4. In other words, roughly speaking, the effect of free-carrier screening is analogous to increasing the dielectric constants by a factor of 2.4 in the absence of free-carrier screening within this region. that absent free-carrier screening, any one of these systems could have shown some degree of condensation for some temperatures for clean samples in principle. However, consistent with measurements to date, these results with free-carrier screening suggest that only the more exotic systems perhaps including partial to complete vacuums in the dielectric stack & carrier concentration Suspended Gr/BN/Gr trilayer. The touching graphene layers are assumed to be rotated. (*Thin layer measure value on graphene, possibly representing some interface effects; **Bulk value). The two horizontal lines, from bottom up, correspond to the rough point of condensate formation, and that of temperature independent condensates, respectively. Three different electron and hole carrier concentrations are considered, but only the higher two are expected to be able to produce a room temperature condensate because E F is insufficient for the lower concentrations as previously discussed. The lower was included because of its relevance for lower-temperature measurements. These dielectric requirements and, thus, the horizontal line positions are approximate, however. Transactions, 45 (4) 3-14 (2012) vicinity of the condensate may be sufficient to produce a measureable condensate. Of course, the values of Fig. 6 are still approximate, and those of Fig. 7 are even more so.
The BiSFET and Condensate Test Structures Reconsidered
The increased understanding of the requirements for condensate realization and control has implications for BiSFET design and, more immediately, for experimental observation of the condensate.
As previously noted, it had been proposed originally that switching could be achieved via small voltages shifts applied to perhaps just one of the BiSFET gates used to create the condensate, to induce charge imbalance and, thus, reduce the critical interlayer current density. Instead of applied voltages, work-function engineering would be used for that gate to initially establish the condensate. However, there is a need for vacuums and/or other very low-k dielectrics near the region of condensation, including above and below the graphene layers. Having nearby metallic gates would also provide further screening and, thus, is to be avoided. And, although the condensate is more sensitive to the dielectrics than to the interlayer spacing, minimizing the interlayer spacing remains important. Moreover, the calculated robustness of the condensate to charge imbalance was perhaps even stronger than originally expected. The potential robustness to charge imbalance and the needs for low-k gate dielectrics, large gate-to-graphene spacing and small interlayer graphene spacing, however, mean that use of work-function engineering even for one of the condensate-creating gates will be insufficient to create the required carrier concentrations for room temperature operation. Instead, large DC voltages will be required. However, the latter requirement will preclude the gates that are used to create the condensate from also being used for the envisioned low-voltage switching.
Alternatively, rather than varying the critical current density, it should be possible to use one or more gates lying before or after the region of condensation, or both, and only partially across the path of current flow to control the local current density to provide switching, as schematically illustrated in Fig. 8 . In this scenario, rather than reducing the critical interlayer current density, the control gate(s) used to induce switching would increase the local interlayer current density in a portion of the region of condensation, leading to a local breakdown of the condensate which would then, due to lack of interlayer current flow where the condensate has broken down, spread to the entire region of condensation. Moreover, the voltages on the gates used to create the condensate could be readily optimized after fabrication. The latter voltages would no doubt be large, but they need never be switched, only turned on and off when the circuit is powered up and down. And, with the gates further away from the graphene layers, the now-parasitic capacitive coupling to these latter gates would be minimized. And high-k gate dielectrics could now be used for the control gate.
Furthermore, as suggested previously, with the robustness of the condensate to interlayer graphene rotation, it might be possible to use controlled rotation in lieu of an interlayer dielectric to define the bare coupling which, in turn, defines the critical current. Previously, the strong capacitive coupling between such layers would, again, have been problematic for creating and switching the condensates with the same gates. However, , 45 (4) 3-14 (2012) with the functions of the control/switching gate(s) and those used to create the condensate separated, this problem is somewhat alleviated.
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The requirements for simply observing the condensate are more limited than those for creating BiSFETs. For example, as diagrammatically illustrated in Fig. 9 , it may be possible to observe the condensate with in-plane (vs. interlayer) currents that would not require separate contacts to the two graphene layers nor depend on the details of the bare interlayer coupling beyond it being limited. In this case, current flow would be limited by the opening of the anti-crossing band gap associated with the condensate about the Figure 8 . Schematic illustration of an alternative BiSFET design using separate gates for control and creation of the condensate, the former via a small time-dependent input voltage signal and the latter via fixed large DC voltages. Figure 9 . (Still more) schematic illustration of a structure for searching for the experimental signature of the condensate, using transport along end-shorted graphene layers, perhaps rotated or separated by a thin dielectric. Here, the gate is optional. , 45 (4) 3-14 (2012) Fermi level, at least up to some current and/or temperature at which the condensate would again collapse. This behavior, if not that required for BiSFET circuits, could at least provide an experimental signature of the condensate's existence.
